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ABSTRACT 
The synthesis, analysis and fabrication of a broadband microwave 
active inductor circuit utilizing BJTs has been presented and applied in 
a narrowband amplifier design. The circuit realizes inductance by 
impedance gyration using a CC-CE pair with the parasitic capacitance 
between the base and emitter of the CE transistor as the load. A 
feedback network consisting of two parallel RC networks in series is used 
to produce a flat inductance versus frequency response by compensating 
for the n-model elements of the transistors. Hybrid-n and S-parameter 
simulations of the circuit predict a maximum bandwidth of about f~/2. 
Microstrip circuits were fabricated employing Motorola MRF901 BJTs which 
have a f~ of about 4.5GHz. The fabricated circuits produced flat 
inductance responses for inductance values and resonant frequencies of 
7nH to 29nH and 670MHz to 1050MHz respectively. The maximum measured 
quality factors for the flat inductance responses ranged from 1.1 to 2.0, 
however, the circuit was tuned for a quality factor as high as 8.5. A 
500MHz narrowband amplifier was designed employing the active inductor 
circuits in the impedance matching networks. The microstrip realization 
of the amplifier produced a measured transducer gain of 18.8dB and a 1dB 
fractional bandwidth of 21.6%. 
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CHAPTER 1. INTRODUCTION 
Statement of Problem 
In the design of microwave amplifiers, lumped element networks are 
often required to obtain an impedance match between the source and the 
load or to improve the bandwidth of the circuit. The realization of 
lumped element networks on monolithic microwave integrated circuits 
(MMICs) is often accomplished with capacitors and spiral inductors. 
Unfortunately, spiral inductors require large amounts of substrate area 
and air bridges; they have limited bandwidth, high series resistance, and 
crosstalk problems. Spiral inductors have also proven to be quite 
difficult to model accurately. One possible solution to this problem is 
to realize inductance with an active circuit and avoid the use of spiral 
inductors altogether. The objective of this thesis is to investigate the 
design and performance of microwave frequency active inductor circuits 
utilizing bipolar junction transistors (BJTs) and to demonstrate an 
application to narrowband amplifier design. 
Review of Past Vork 
Inductance has been synthesized extensively with active devices in 
the audio frequency range with the use of generalized immittance 
converters (GICs), which can be readily realized with operational 
amplifiers or operational transconductance amplifiers [1,2]. However, at 
microwave frequencies these circuits normally can no longer be used, and 
other methods of inductance realization must be employed. The use of 
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active shunt peaking to increase the bandwidth of VHF amplifiers has been 
accomplished by Choma and others by exploiting the inductive output 
impedance of a common collector transistor [3,4,5]. The most recent 
published advance in the realization of microwave frequency active 
inductor circuits is by Hara et al. [6,7]. These circuits employ GaAs 
field effect transistors (FETs), and they have been demonstrated to have 
performance superior to that of spiral inductors. The first of these 
circuits uses a common source-common gate cascode and a feedback resistor 
to produce inductance in the microwave frequency range. The inductance 
value is set by the feedback resistor and the series resistance of the 
realized inductor is approximately equal to I/gm. The other circuit 
designs realize near loss less (Rs~20Q) inductors by employing a FET in a 
negative resistance configuration as the feedback element. The 
inductance realized by these circuits is not as independent of frequency 
as the other design and the possibility of the circuit becoming unstable 
is much greater. In all cases, for the circuits to be broadband, the 
FETs must be identical and under the same bias. 
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CHAPTER 2. ACTIVE INDUCTOR SYNTHESIS 
Inductance Simulation with Gyrators 
In the design of active filters, the simulation of grounded inductors 
is often accomplished with a gyrator loaded with a capacitor. A gyrator 
is a two port device with a z-parameter matrix 
(2.1) 
where r is the gyration resistance [1]. Many circuit realizations of 
gyrators are available in the literature and one such circuit is shown in 
Fig. 2-1 [8J. This circuit can be shown to have gyrator action by 
relating the terminal currents to the terminal voltages. 
Writing these in the form of Eq. (2.1) 
[ 
0 -l/g 1 [ 11 1 
l/g 0 12 
(2.2a) 
(2.2b) 
(2.3) 
the gyration resistance is seen to be equal to 1/g. When this ideal 
gyrator circuit is loaded with a capacitor, as in Fig. 2-2, the impedance 
looking into port 1 is given by Eq. (2.4), and the circuit simulates a 
grounded inductor of value L=C/g2 • The gyrator approach will be the 
technique used to realize an active inductor in this investigation. 
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Figure 2-1. Ideal gyrator realization 
+ + 
c 
Figure 2-2. Ideal active inductor circuit 
5 
Z12Z21 
------- = sC/g2 sL 
Gyrator Approximation using BJTs 
(2.4) 
In order to approximate gyrator action with transistors, a circuit 
model which approximates the frequency response of a transistor needs to 
be employed. The gyrator realization of Fig. 2-2 consists of two voltage 
controlled current sources, one oriented so that the current leaves the 
common node, the other so that it enters the common node. Therefore, the 
simplified hybrid n-model [91 illustrated in Fig. 2-3 would be convenient 
to use because it also contains voltage controlled current sources. 
B c 
+ 
~ 
E 
Figure 2-3. Simplified hybrid-n model of BJT 
The circuit and model for the connection of a common collector 
transistor driving a common emitter transistor are shown in Fig. 2-4. A 
comparison of this circuit with the ideal active inductor circuit in 
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(a) Common collector BJT driving common emitter BJT 
(b) Equivalent circuit model 
Figure 2-4. Gyrator approximation using BJTs 
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Fig. 2-2 reveals that the desired current source orientation and load 
capacitor required for inductance simulation are realized. In order to 
examine the effect of a resistor in parallel with the load capacitor for 
the ideal active inductor circuit, apply Eq. (2.4). 
(2.5) 
Therefore, as a consequence of Rn2' the realized active inductor will 
have series resistance no matter how nearly the actual gyrator is 
approximated. 
Unfortunately, the remaining circuit elements for the model are not 
included in the active inductor circuit of Fig. 2-2. The voltage driving 
the current source associated with the common collector transistor is not 
across pprt 1 and is effectively disconnected. Therefore, a feedback 
network must be designed that would complete the connection from port 1 
to the input of the common collector transistor and compensate somewhat 
for the additional circuit elements in the model. The circuit in Fig. 
2-4 is repeated in Fig. 2-5 with the proposed feedback network connecting 
port 1 to the input of the common collector transistor. Nodal equations 
for the network are 
(2.6a) 
(2.6b) 
(2.6c) 
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(a) Gyrator approximation with feedback 
1---7 
(b) Equivalent circuit model 
Figure 2-5. Proposed active inductor circuit 
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where the impedances Zl and Z2 are defined as follows: 
R~ 
(2.7a) 
R~ 
Z2 (2.7b) 
Solving Eq. (2.6) for the voltages Vnl and Vn2 , 
(2.8a) 
VZ2(l + Zlgl) 
Vn2 = -------------------- (2.8b) 
Zf + Z2 + Zl(l + Z2gl) 
and substituting Eq. (2.8) into Eq. (2.6a), the input impedance Zin will 
be given by 
V Zf + Zl + Z2 + glZlZ2 
- (2.9) 
I 1 + g2Z2(l + Zlgl) 
Synthesis of the Feedback Network 
For the ideal active inductor circuit of Fig. 2-2, all of the current 
generated by the current source flows through the load capacitor. 
Therefore, in order to force most of the current to flow through Cn2 
instead of back through the feedback network, the impedance of the 
feedback network will need to be large compared to Z2. Furthermore, if 
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the impedance of the feedback network is large, the expression for the 
input impedance of the circuit may be simplified under the assumption 
The input impedance, Zin may now be approximated by Eq. (2.11). Setting 
the approximate expression for the impedance equal to the desired 
realizable impedance of an inductor L, in series with a resistor R, the 
impedance of the feedback network may be found. 
Zf + glZl ZZ 
Zin :::: -------- = R + sL 
1 + gZZ2(1 + Zlgl) 
(2.11) 
Solving for the impedance of the feedback network gives 
(2.12) 
Substituting Eq. (2.7) for Zl and Zz into Eq. (2.12), the driving point 
impedance function for the feedback network may be written in the form, 
K(s + <1z ) 
R + - + sL + (2.13) 
where the coefficients are given by 
(2.14a) 
(2.14b) 
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The first three terms of Eq. (2.13) may be realized by a inductor in 
series with a resistor. 
(2.15) 
This is somewhat redundant because the circuit is supposed to realize the 
impedance of a resistor R in series with an inductor L, and if these 
elements were to be included in the feedback network, the rest of the 
circuit would be pointless. In order to circumvent this problem, the 
impedance of the last term of Eq. (2.13) needs to be large enough so that 
the series elements may be neglected. The last term of Eq. (2.13) is 
physically realizable with an RC network only if the poles and zeros of 
the impedance function alternate and the first critical frequency is a 
pole [1]. The zero must be located between the poles and one of the two 
following inequalities must be fulfilled: 
(2.16a) 
(2.16b) 
This can be shown by applying a partial fraction expansion to the last 
term of Eq. (2.13) as shown below 
K(S+C1Z ) A B 
----------- = + (2.17) 
(s+1/R n1 Cnl) (s+1/Rn2Cn2) 
where the coefficients are given by 
A 
B 
1Z 
K(O'z - 1/Rn1Cn1) 
1/RnZC nZ - 1/Rn1Cn1 
K(O'z - lIRnZCnZ) 
1/Rn1Cn1 - 1/RnZC nZ 
(Z.18a) 
(Z.1Bb) 
This expansion is seen to be the impedance of two parallel RC networks 
connected in series and the network values will be positive only if the 
coefficient K is positive and the conditions given in Eq. (Z.16) are 
satisfied. This circuit structure is called the first Foster canonical 
form for an RC driving point impedance [1] and is illustrated in Fig. 
Z-6. The element values are given by the following: 
Rfl = Rn1 Cn1 A 
Cn = lIA 
RfZ = RnZCnZB 
CfZ = liB 
(Z.19a) 
(Z.19b) 
(Z.19c) 
(Z.19d) 
Note, that the locations of the poles of the feedback network are the 
same as the pole locations for the transistor models. The feedback 
elements can be related to the hybrid-n model elements by the following: 
Rn Cn Rn1 Cn1 
RfZCfZ RnZCnZ 
(Z.ZOa) 
(Z.ZOb) 
Eq. (Z.ZO) represents the conditions for a flat inductance response. If 
these conditions are satisfied, the resistance and inductance of the 
active inductor circuit may be approximated by substituting Eq. (Z.ZO) 
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Figure 2-6. Feedback network impedance 
Figure 2-7. Active inductor circuit 
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into Eq. (2.17) and solving for Rand L. 
C.1C.2 [ 1-glRRlRJt2Cf2 /h 1 R.l:.2] L = + --+ (2.21a) 
g2 Cf2(gl+1/Rn1-Cn1/Rn2Cn2) Cn g1 
Cn2-g1Rn1Rn2Cn2Cf2/6 Cn1 Rn1Cnl R + + (2.21b) 
Cf2Rn1g2(gl+1/Rn1-Cn1/Rn2Cn2) Cng1g2Rn2 g1 6 
(2.21c) 
For the common emitter current gain ~ large (~ >30), Eqs. (2.21a) and 
(2.21b) may be approximated by the following expressions: 
(2.22a) 
+ (2.22b) 
The complete active inductor circuit design is shown in Fig. 2-7. 
The circuit operation is somewhat different from that of the designs 
published by Hara et al. [6,7]. First, the circuit utilizes a common 
collector-common emitter transistor configuration instead of a cascode in 
order to realize a voltage controlled current source gyrator. Secondly, 
broadband performance is obtained by compensating for Rn and Cn via the 
feedback network, whereas the FET active inductor circuit compensates for 
Cgs by using identical transistors under equal biases. 
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CHAPTER 3. ACTIVE INDUCTOR ANALYSIS 
S-parameter Analysis 
Common emitter or common collector scattering parameters are often 
available for microwave transistors, and it would therefore be convenient 
to analyze the circuit in terms of S-parameters. For a given quiescent 
point (q-point) and drive level, the S-parameters of the transistor 
completely describe the frequency response of the device. Therefore, the 
S-parameter matrix of a device at specific q-point and drive level is a 
very accurate model for use in circuit analysis. Impedance calculations 
for the active inductor circuit made with transistor S-parameters that 
have been measured with rf probes directly off the wafer (no packaging 
parasitics) should represent the performance limit for the circuit when 
realized as a MMIC. 
The circuit can be separated into three two port networks as shown in 
Fig. 3-1. The unknown parameter is the impedance looking into port 2 
with port 1 open circuited which is by definition z22 of the z-parameter 
matrix for the network. The common collector block is cascaded with the 
common emitter block, and the ABCD matrix for the cascade will be the 
matrix product of the individual ABCD matrices [10]. 
(3.1) 
Since the impedance Zf is connected in a parallel feedback configuration, 
it will be convenient to work with the y-parameters of the circuit 
+ 
Zin -7 V 
2 
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r-------, 
I I 
I I zp I I 
I l J I I I 
I I 
L. _______ -' 
r-------, 
I 
I 
'" 
I 
I I 
I • 
I I 
I / I I I 
I I 
I I 
I e I I I 
L. _______ -' 
r-------, 
• I 
I 
'" 
I 
I I 
I 
I I 
I ( I I C I I I 
L. _______ -' 
Figure 3-1. Circuit separated into two port networks 
~ 
+ 
V 
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blocks. The ABCD matrix for the cascade can be converted to the 
y-parameter matrix by 
[ 
YU Y12] 
Y21 Y22 cas [ 
D/B 
-liB 
(BC-AD)/B ] 
AlB 
(3.2) 
The y-parameter matrix for the network will be the sum of the y-parameter 
matrices for the cascade and the feedback network. 
[ Yll Y12] [ 
Y21 Y22 
f 
Yll+D/B 
f 
Y21- lIB 
f 
Y12+~BC-AD)/B ] 
Y22+A/B 
The input impedance of the circuit is by definition z22' 
V2 
(3.3) 
(3.4) 
Assuming that the common emitter S-parameter matrices are known for 
the transistors, the corresponding ABCD matrices need to be found for the 
common collector and common emitter configurations in terms of the common 
emitter S-parameters. To convert the common emitter S-parameters to 
common collector, first convert the common emitter S-parameters to the 
y-parameters. 
(1-S11)(1+S22 )+S12S21 -2S12 
e e j 6eZo 6eZo l y!! Y12 e (3.Sa) 
Y21 Y22 - 2S21 (1+S11)(1-S22 )+S12S21 
6eZo 6eZo 
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(3.Sb) 
Assuming that the parasitics from the emitter to ground are negligible, 
the common collector y-parameter matrix in terms of the common emitter 
y-parameters is given by 
e e 
-(yu +Y12) ] 
e e e e 
Yll +Y12+Y21 +Y22 
The common collector y-parameter matrix can now be converted to the 
corresponding ABCD matrix. 
(3.6) 
(3.7) 
Combining Eqs. (3.5), (3.6) and (3.7), the ABCD matrix for the common 
collector block in terms of common emitter 5-parameters is 
(1-512)(1-521)-511522 (1+511)(1+522)-512521 
[ Ac Bc 1 
t:.c /2 Yot:.c 
:: (3.8a) 
Cc Dc (1-511)(1-S22)-S12S21 (I-S11 )(1+S22)+S12S21 
t:.cZo t:.c 
(3.8b) 
Eq. (3.6) may be used to convert common collector y-parameters to common 
emitter y-parameters by interchanging the superscripts. Common collector 
5-parameters are often easiest to measure when characterizing devices on 
a wafer, and Eq. (3.8) may also be used to determine the ABCD matrix of a 
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common emitter section in terms of common collector S-parameters. The 
ABCD matrix for the common emitter block in terms of common emitter 
S-parameters is equal to 
(1+S11)(1-S22 )+S12S21 (1+S11)(1+S22)-S12S21 
[ Ae Be 1 
2S21 2YoS21 
= 
Ce De (1-S11)(1-S22)-S12S21 (1-S11)(1+S22)+S12S21 
(3.9) 
2ZoS21 2S21 
The y-parameter matrix for the feedback network is 
(3.10) 
where Yf is the admittance of the feedback network. 
Carrying out the matrix multiplication for Eq. (3.1), the ABCD matrix of 
the cascade will be 
[ 
AcAe+BcCe 
AcCe+CeDc 
AcBe+BcDe 1 
BeCc+DcDe 
(3.12) 
Substituting Eq. (3.10) into (3.3) and the result into Eq. (3.4), the 
input impedance of circuit is given by 
D+YfB 
Zin = 
C+Y f (BC-AD+A+D-1) 
(3.13) 
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The impedance of the active inductor circuit may be calculated with 
Eq. (3.13) given the impedance of the feedback network and a set of 
common emitter or common collector S-parameters for the transistors. For 
example, common emitter S-parameters for the NEC NE57BOO microwave BJT 
are provided by the manufacturer at q-points of i c=3mA and ic=10mA at 
Vce=BV [11]. The S-parameters are listed in Tables 3-1 and 3-2 over a 
frequency range of 100MHz to 7GHz. Using the ic=10mA and i c=3mA matrices 
for the common emitter and common collector devices respectively, with 
feedback network values of Rf1 =1.2kQ, Cf1=0.9pF, Rf2=700Q and Cf2=1pF the 
inductance and resistance versus frequency values computed with Eq. 
(3.13) for the active inductor circuit appear in Fig. 3-2. Examining 
this result, one can see that the circuit does indeed realize inductance 
at microwave frequencies. Up to 2.5GHz, the inductance is equal to about 
4±1nH, and the resistance is less than 15Q, which suggests that the 
synthesis technique employed to realize a constant inductance and 
resistance works over a limited frequency range. Above 2.5GHz the 
inductance rises rapidly to 31nH at 3.4GHz and then falls off at the 
resonant frequency of 3.45GHz. Near resonance, the resistance of the 
active inductor circuit increases rapidly to a maximum value of about 
2.3kQ and then decreases to a few ohms. If the impedance of the feedback 
network is made too small, the resistance will become negative near 
resonance, and the circuit is potentially unstable. 
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Table 3-1. NE57800 common emitter S-parameters for a q-point 
of Vce=8V and i c=3mA 
S11 S21 S12 S22 FREQ 
(GHz) MAG PHASE MAG PHASE MAG PHASE MAG PHASE 
0.1 0.954 -19 9.166 167 0.019 80 0.982 -7 
0.2 0.888 -37 9.018 155 0.037 70 0.941 -15 
0.3 0.822 -54 8.369 145 0.051 62 0.887 -20 
0.4 0.804 -69 7.677 136 0.063 55 0.830 -25 
0.5 0.772 -82 6.974 128 0.072 49 0.778 -28 
0.6 0.742 -94 6.445 121 0.078 46 0.722 -32 
0.7 0.749 -101 5.662 115 0.086 41 0.684 -33 
0.8 0.704 -111 5.332 110 0.088 39 0.647 -35 
0.9 0.687 -119 4.905 105 0.090 36 0.604 -36 
1.0 0.667 -127 4.662 101 0.091 35 0.573 -38 
1.2 0.655 -137 3.929 94 0.097 33 0.550 -39 
1.4 0.649 -146 3.473 88 0.099 30 0.514 -41 
1.6 0.641 -153 3.058 83 0.104 30 0.495 -43 
1.8 0.635 -160 2.795 77 0.106 29 0.478 -44 
2.0 0.632 -166 2.549 72 0.108 30 0.459 -47 
2.2 0.628 -171 2.333 68 0.112 29 0.451 -49 
2.4 0.627 -175 2.158 64 0.114 29 0.441 -52 
2.6 0.621 180 2.052 60 0.116 29 0.423 -55 
2.8 0.626 176 1.911 56 0.118 30 0.417 -57 
3.0 0.620 174 1. 754 52 0.126 28 0.420 -60 
3.2 0.619 170 1.683 48 0.125 29 0.414 -64 
3.4 0.621 166 1.595 45 0.129 29 0.410 -68 
3.6 0.624 163 1.543 42 0.133 29 0.402 -72 
3.8 0.624 160 1.440 37 0.137 30 0.403 -75 
4.0 0.627 157 1.391 35 0.140 29 0.403 -80 
4.2 0.629 154 1.333 30 0.143 29 0.397 -85 
4.4 0.626 151 1.262 27 0.149 29 0.403 -89 
4.6 0.627 148 1.218 25 0.152 29 0.404 -95 
4.8 0.628 145 1.191 21 0.155 28 0.399 -100 
5.0 0.630 143 1.121 16 0.160 27 0.406 -104 
5.2 0.635 140 1.086 15 0.163 27 0.409 -111 
5.4 0.634 138 1.051 11 0.166 26 0.415 -115 
5.6 0.639 136 0.998 8 0.171 26 0.422 -120 
5.8 0.637 133 0.970 6 0.176 25 0.433 -126 
6.0 0.641 131 0.918 2 0.178 23 0.451 -131 
6.2 0.642 129 0.905 -2 0.183 23 0.456 -135 
6.4 0.647 126 0.846 -4 0.187 22 0.475 -140 
6.6 0.651 124 0.832 -6 0.189 21 0.487 -146 
6.8 0.657 122 0.805 -10 0.195 20 0.502 -150 
7.0 0.658 119 0.766 -12 0.199 18 0.518 -155 
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Table 3-2. NE57800 common emitter S-parameters for a q-point 
of Vce=8V and ic=10mA 
Sl1 S21 
FREQ S12 S22 
(GHz) MAG PHASE MAG PHASE MAG PHASE MAG PHASE 
0.1 0.735 -44 23.15 155 0.017 71 0.916 -15 
0.2 0.687 -79 19.53 136 0.027 56 0.796 -27 
0.3 0.663 -104 15.76 123 0.034 49 0.670 -33 
0.4 0.660 -120 12.87 114 0.038 43 0.582 -35 
0.5 0.654 -132 10.84 108 0.042 41 0.528 -35 
0.6 0.642 -141 9.311 102 0.043 42 0.471 -35 
0.7 0.641 -147 8.070 97 0.046 40 0.453 -36 
0.8 0.640 -153 7.201 94 0.046 40 0.420 -36 
0.9 0.642 -157 6.438 91 0.050 43 0.400 -34 
1.0 0.639 -162 5.928 88 0.052 44 0.396 -35 
1.2 0.633 -168 4.924 83 0.054 42 0.372 -37 
1.4 0.642 -174 4.277 79 0.061 46 0.357 -35 
1.6 0.640 -177 3.778 74 0.065 47 0.356 -37 
1.8 0.635 178 3.388 69 0.069 48 0.348 -41 
2.0 0.641 175 3.035 66 0.074 50 0.336 -43 
2.2 0.643 172 2.766 63 0.079 50 0.326 -45 
2.4 0.641 169 2.547 60 0.084 50 0.316 -47 
2.6 0.649 165 2.374 56 0.090 51 0.325 -51 
2.8 0.653 163 2.228 53 0.097 52 0.315 -54 
3.0 0.656 161 2.071 50 0.102 50 0.312 -58 
3.2 0.649 158 1.962 47 0.107 50 0.313 -62 
3.4 0.654 156 1.859 43 0.112 50 0.305 -66 
3.6 0.653 153 1.770 40 0.119 50 0.309 -70 
3.8 0.653 151 1.662 37 0.125 49 0.307 -74 
4.0 0.660 148 1.592 34 0.130 48 0.310 -79 
4.2 0.663 146 1.502 30 0.137 48 0.310 -83 
4.4 0.665 143 1.441 27 0.143 47 0.309 -88 
4.6 0.664 141 1.394 23 0.148 45 0.310 -93 
4.8 0.667 139 1.348 20 0.154 44 0.310 -99 
5.0 0.669 136 1.295 16 0.158 43 0.309 -105 
5.2 0.676 134 1.258 14 0.165 42 0.314 -111 
5.4 0.677 132 1.207 12 0.169 41 0.325 -117 
5.6 0.683 130 1.149 10 0.176 40 0.337 -123 
5.8 0.682 127 1.111 7 0.180 38 0.354 -129 
6.0 0.685 126 1.055 4 0.185 36 0.373 -133 
6.2 0.687 124 1.008 1 0.191 35 0.387 -137 
6.4 0.693 122 0.960 -4 0.194 34 0.401 -142 
6.6 0.693 119 0.935 -6 0.198 33 0.413 -147 
6.8 0.699 117 0.916 -10 0.205 31 0.429 -152 
7.0 0.709 115 0.897 -11 0.210 29 0.444 -157 
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Simplified Hybrid-n Model Analysis 
To approximate the inductance, resistance, and bandwidth of the 
active inductor, the circuit shown in Fig. 2-5 should be analyzed. The 
circuit analysis has been partially completed in the synthesis section of 
this investigation, where the input impedance, Zin is given by Eq. (2.9), 
and the feedback network impedance, Zf consists of two parallel RC 
networks in series. By substituting Eq. (2.7) and the expression for the 
impedance of the feedback network into Eq. (2.9), the input impedance of 
the active inductor circuit may be written as the ratio of two 
polynomials. 
(3.14) 
The coefficients of the numerator and denominator polynomials are given 
by the following expressions: 
N2 = Rn1Rn2Cn1Cn2(Rf1+Rf2)+Rf1Rf2Cf1Cf2(Rn2[1+g1Rn1]+Rn1) 
+ Rf1Rf2(Cf1+Cf2)(Rn1Cn1+Rn2Cn2) + Rn1Rn2(Cn1+Cn2)(RflCfl+Rf2Cf2) 
N1 = RflRf2(Cf1+Cf2)+(Rn2[1+g1Rnl]+Rnl)(Rf1Cfl+Rf2Cf2) 
+ Rn1Rn2(Cn1+Cn2)+(Rfl+Rf2}(RnlCnl+Rn2Cn2} 
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03 = RflCflRf2Cf2(RnlCnl[l+g2Rn2]+Rn2Cn2) 
+ RnlCnlRn2Cn2(RflCfl+Rf2Cf2) 
O2 = RflCflRf2Cf2(1+g2Rn2[l+g1Rnl])+RnlCnlRn2Cn2 
+ (RflCfl+Rf2Cf2)(RnlCnl[l+g2Rn2]+Rn2Cn2) 
Substituting s=joo into Eq. (3.14), the impedance may be written as a 
resistance function and a reactance function. 
R = 
Zin = R + jX 
(NO-oo2N2)(00-oo202+oo404) + oo2(N1-oo2N3)(01-oo203) 
(00-00202+00404)2 + 002(01-00203)2 
(3.15a) 
(3.15b) 
(3.15c) 
An approximate expression for the effective inductance of the circuit as 
a function of frequency is given by, 
L = 
(Nl-002N3)(00-oo202+oo404) - (NO-oo2N2)(01-oo203) 
(00-00202+00404)2 + 002(01-00203)2 
(3.16) 
and a prediction for the low frequency resistance and inductance of the 
circuit is equal to the following: 
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(3.17a) 
(3.17b) 
The elements g, Rn and Cn must be found in order to compute numerical 
values for the inductance and resistance of the circuit. The 
transconductance, g for a bipolar junction transistor is given by 
(3.18) 
where ic is the collector current, q is the electron charge magnitude, k 
is the Boltzmann constant and T is the temperature in degrees Kelvin [9]. 
The resistance, Rn is related to the transconductance by 
Rn = f3/g (3.19) 
where f3 is the common emitter current gain. The capacitance, Cn consists 
of three parts. 
(3.20) 
Cje is the depletion layer capacitance across the base-emitter junction, 
Cd is the base charging or diffusion capacitance, and Cp is the parasitic 
capacitance between the base and emitter terminals associated with the 
packaging of the device. The depletion layer capacitance for the base-
emitter junction of a transistor may be expressed in the form 
C· = Je (3.21) 
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where Vbe ,', and n are the voltage applied to the base-emitter junction, 
the built in potential for the junction, and the junction grading factor 
respectively. The term Co is the zero bias capacitance of the junction. 
The diffusion capacitance Cd across the forward biased base-emitter 
junction of a npn BJT is given by 
(3.22) 
where Wb is the neutral base width and On is the diffusion constant for 
electrons in the base region (12). The unity gain frequency of a BJT is 
approximately equal to 
2 
f"( ::: _1_[ Vb + Cje + 
2n 20n g 
V ]-1 bc 
+--
2vsat 
(3.23) 
where rc and Cp are the collector resistance and capacitance across the 
base-collector depletion region [13]. The terms Vbc and vsat are the 
width of the base-collector junction depletion layer and the saturation 
velocity for electrons. For a low voltage part, the collector region is 
fairly short and the collector resistance rc will be small. Under low 
voltage conditions, the base-collector depletion layer width is also 
short and Vbc will be small. Therefore, for a low voltage device, the 
expression for the unity gain frequency may be simplified by neglecting 
the last two terms of Eq. (3.23). This approximation is not valid for 
power devices. As the collector current is increased, the 
transconductance g increases and the second term in Eq. (3.23) will start 
to become negligible. The unity gain frequency f"( will increase with 
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collector current up to a point, and then flatten out. The maximum value 
of f~ will be approximately equal to. 
(3.24) 
substituting Eq. (3.24) into Eq. (3.22), the diffusion capacitance Cd may 
be approximated by 
Cd ~ g/2nf~(max) (3.25) 
If the collector current continues to be increased, f~ will eventually 
start to decrease. This decrease in f~ under high current conditions is 
called the Kirk effect [14]. For analysis purposes, Cn will be 
approximated by the relation 
(3.26) 
For comparison, apply these equations to the active inductor circuit 
with the same q-point and feedback network values used in the S-parameter 
calculation. Actual devices were not available for characterization, and 
various assumptions had to be made in order to calculate the hybrid-n 
model circuit elements [11]. The maximum unity gain frequency was 
assumed to be about 6.0GHz, and the capacitance Cp+Cje was assumed to 
equal 2.5pF. The common emitter current gain ~ was estimated to be about 
30. Under these assumptions, the values of the coefficients will be. 
N3 = 2.555 x 10-24 
N2 9.258 x 10-15 
N1 1.132 x 10-5 
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NO = 4.562 x 103 
D4 = 1.079 x 10-36 
D3 = 3.708 x 10-26 
DZ = 7.866 x 10-16 
D1 = 1.703 x 10-6 
DO = 9.310 x 10Z 
Substituting these into Eqs. (3.15) and (3.16), resistance and inductance 
versus frequency curves were generated for this example and appear in 
Fig. 3-3. The resistance and inductance values calculated with the two 
different methods appear to agree well at low frequencies, however, they 
depart sharply before resonance. The deviations would suggest that 
whatever is causing the inductance and resistance to rise rapidly has not 
been included in the hybrid-n model. In other words, the simplified 
hybrid-n model is only accurate at low frequencies. However, the 
dominant pole in a BJT has been included in the simplified model, and 
this pole should be the primary factor in the determination of the 
resonant frequency for the circuit. 
To approximate the resonant frequency of the circuit, the inductance 
expression given by Eq. (3.16) should be set equal to zero, resulting in 
a sixth order polynomial the zeroes of which are the resonant 
frequencies. This calculation may be simplified by noting that the 
quantities in parenthesis of the numerator of Eq. (3.16) will change sign 
at the following so called transition frequencies: 
(3.Z7a) 
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f 
f 
111.7MHz 
(1/2n)(00/02)1/2 = 173.1MHz 
(1/2n)(02/04)1/2 = 4.297GHz 
(3.27b) 
(3.27c) 
(3.27d) 
(3.27e) 
Therefore, well below or above the transition frequencies, the quantities 
in parenthesis may be approximated by the lower or higher order term 
respectively. If the frequency of interest is not well above or below 
the transition frequency, then the entire quantity in parenthesis will 
need to be included in subsequent calculations. From the S-parameter 
impedance calculations, the resonant frequency of the active inductor 
circuit is known to occur around 3GHz to 4GHz, and the inductance 
expression near resonance will be approximately equal to 
N3(02-oo204) - N203 
L = 
(°2-002°4)2 + 032 
Setting Eq. (3.28) equal to zero, an approximation for the resonant 
frequency of the circuit may be found. 
For typical circuit element values, this expression may be further 
simplified if the condition, N302 » N203 holds. 
(3.28) 
(3.29) 
(3.30) 
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This is an important result because it shows that the dominant term in 
the expression for the resonant frequency of the circuit is dependent on 
the transistor parameters, and higher frequency operation should result 
if higher f~ devices are used. For the sample calculation, the resonant 
frequency predicted by Eq. (3.29) is 3.91GHz. 
The predicted low frequency inductance and resistance as well as the 
resonant frequency of the circuit using the methods previously discussed 
are summarized in Table 3-3. 
Table 3-3. Summary of the analysis results 
MODEL/EQUATIONS 
Pole/zero (2.22) 
Hybrid-n (3.15),(3.16),(3.29) 
S-parameter (3.13) 
R(Q) 
5.46 
4.92 
3.57 
L(nH) 
3.35 
3.22 
3.33 
3.91 
3.47 
At low frequencies, the agreement between analysis methods for the 
inductance and resistance of the circuit is fairly good, as would be 
expected. The prediction of the resonant frequency from the hybrid-n 
method appears to be somewhat optimistic, this is not surprising because 
one would expect that the inclusion of additional parasitics in the model 
would decrease the unity gain frequency for the devices. 
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CHAPTER 4. ACTIVE INDUCTOR HICROSTRIP CIRCUIT DESIGN 
Device Characterization 
To demonstrate that the proposed design yields inductance at 
microwave frequencies without an integrated circuit process run, a 
microstrip circuit was fabricated on a Duroid substrate employing 
Motorola MRF901 microwave transistors, Murata Erie chip capacitors (PN# 
GRM-40), and Panasonic chip resistors (PN# ERJ-8GEY). The Motorola 
MRF901 is a low power npn bipolar microwave transistor with a common 
emitter unity gain frequency of about 4.5GHz [15). Additional 
information on the Motorola MRF901 transistor is listed in Appendix A. 
The data sheet provides S-parameters for the MRF901 at a selected number 
of frequencies and q-points, but in order to make impedance calculations 
at different q-points, additional S-parameters will need to be measured. 
S-parameter measurements were made on the MRF901 transistor with an 
HP11608A transistor test fixture and HP8753A network analyzer. Fig. 4-1 
illustrates the test equipment setup used to measure the S-parameters of 
the device. S-parameters were measured at a variety of q-points over a 
50MHz to 3GHz frequency range. 
Since the S-parameters are measured quantities, measurement error 
associated with the S-parameter test setup may adversely affect the 
calculated impedance of the circuit. Measurement error will probably 
have the strongest effect at low frequencies and near resonance. At low 
frequencies (f<200MHz), the output reflection coefficient S22 for a 
device in the common emitter configuration is near unity. Many of the 
34 
10k{) 
port1 1010.51 + 
HP11608A HP8753A HP6205B DUAL TEST NETVORK POVER FIXTURE ANALYZER SUPPLY 
port2 1010.52 + 
loon 
Figure 4-1. S-parameter measurement test equipment 
35 
expressions involved in calculating the input impedance of the circuit 
contain the term 1-S22' and an error of a few hundredths in S22 may cause 
a significant change in the calculated impedance. Near resonance, the 
impedance of the circuit is a rapidly changing function of frequency. A 
small measurement error from one data point to the next could result in a 
relatively large difference between the impedances calculated for those 
two points. The overall effect would be an inductance or resistance 
versus frequency curve that has a jagged appearance instead of being 
smooth. 
The simplified hybrid-n analysis requires information about the 
capacitance across the base-emitter junction. Capacitance versus voltage 
measurements under reverse bias were performed with an HP4280A 1MHz CV 
meter on the MRF901. The measured capacitance versus voltage curve 
across the base-emitter junction for the MRF90l is shown in Fig. 4-2. 
Under reverse bias, the diffusion capacitance Cd can be assumed to be 
negligible {13], and with some subsequent curve fitting of the data to 
Eqs. (3.20) and (3.2l) an approximate value for the capacitance Cp is 
O.9pF. Using Eq. (3.2l) with Vbe=O.7V to extrapolate Cje to a forward 
bias, the depletion layer capacitance across the base-emitter junction of 
the MRF901 is approximately equal to 2.6pF. A plot of the MRF901 unity 
gain frequency f~ versus collector current for Vce=10V and Vce=2V as 
provided by the manufacturer is shown in Fig. 4-3 [15]. For a 
conservative value, a maximum unity gain frequency of about 3.7GHz was 
assumed. Therefore, substituting the data into Eqs. (3.l8), (3.20) and 
(3.25) an approximate value for Cn is given by 
2.
50
~-
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
-~
 
2
.3
0
 
"
.
.
.
.
.
 
1L
. Q.
. 
2
. 
10
 
.
.
.
.
.
.
, ID
 
0 C I'd
 
.
p 
w
 
0
\ 
0 
1 
.
9
0
 
~
 
ro
 Q.
. 
I'd
 
U
 
1.
 7
0
 
1.
50
TI
--
--
T-
--
-+
--
--
+-
--
-+
--
--
+-
--
-r
--
--
~-
-~
--
--
~-
-~
 
0.
00
00
 
.
 
20
V
O
LT
S/
D
IV
 
2
.0
00
0 
Fi
gu
re
 4
-2
. 
M
RF
90
1 
re
v
e
rs
e
 
bi
as
ed
 b
as
e-
em
it
te
r 
c
a
pa
ci
ta
nc
e 
37 
FIGURE 3 - CURRENT-GAIN - BANDWIDTH PRODUCT 
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Figure 4-3. MRF901 unity gain frequency 
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(4.1) 
In order to calculate Rn and the q-points for the MRF901 transistors, 
the common emitter current gain a needs to be determined. Characteristic 
curves for the MRF90l were measured with an HP4145B semiconductor 
parameter analyzer and the results are shown in Fig. 4-4. Note that the 
common emitter current gain a is approximately equal to 65 which is close 
to the value of 80 which the manufacture lists as typical. 
S-parameter and Hybrid-n Simulations 
For MRF901 transistor q-points of ic=10mA ,Vce=10V for the common 
emitter device and i c=2mA, Vce=5V for the common collector device, the 
computed values for the hybrid-n circuit elements are as follows: 
gl = 77.4mS 
R~ = 840Q 
Cnl = 6.8pF 
g2 = 387mS 
Rnz = 168Q 
C~ = 20pF 
Assuming that Cfl=lpF and Cf2=2pF, values of the resistors that satisfy 
the conditions given by Eq. (2.20) are Rfl=3.36kQ and RfZ =2.86kQ. Using 
Eq. (3.15), the inductance and resistance of the circuit as a function of 
frequency was computed, and the plots appear in Fig. 4-5. Illustrated in 
Fig. 4-6 are the results of the S-parameter calculation for the same 
q-points and feedback network. Measurement errors in the S-parameters 
39 
IC (rnA) 
15.00 
VCE 1.500/diV ( V) 
Figure 4-4. HRF901 characteristic I-V curves 
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are probably the cause of the inductance rising rapidly at very low 
frequencies and the discontinuous appearance of the plots. A significant 
difference between the MRF901 and NE57800 S-parameter simulations is that 
for the MRF901, the resistance becomes negative after resonance. 
Effect of Distributed Elements 
The components for the microstrip circuit will need to be connected 
with sections of transmission lines. These transmission line 
interconnects were not considered in the analysis of the circuit and the 
effect they will have on circuit performance will need to be investigated 
in order to optimize the circuit layout and correlate the predicted and 
measured results. An electrically short section of transmission line may 
be approximated by the equivalent circuit shown in Fig. 4-7 [16]. The 
approximate values for the inductor and capacitor are given by 
(4.2) 
(4.3) 
where I and vp are the length and phase velocity respectively for the 
section of transmission line. Noting the form of Eq. (2.9) for the input 
impedance of the circuit, one would suspect that the effect of the 
transmission line interconnects would be to increase the inductance and 
capacitance of the circuit. Therefore, the existence of the transmission 
line interconnects would manifest itself as a larger low frequency 
inductance and a lower resonant frequency than would have been previously 
expected. Fortunately, if this circuit were to be realized on a MMIC, 
43 
the components could be packed very closely together and the transmission 
line interconnects would have much less of an effect. In order to 
minimize the parasitics associated with the sections of microstrip line, 
the line lengths in the circuit will have to be made as short as 
possible. A diagram showing the possible locations of micros trip 
transmission line interconnects and node numbers is shown in Fig. 4-8. 
The biases are isolated with coupling capacitors Cdc which are realized 
with 100pF Murata Erie chip capacitors. 
Transistor Biasing Networks 
The biasing networks are not shown in Fig. 4-8, and will need to be 
sufficiently decoupled from the microwave portion of the circuit such 
that it can be neglected from the analysis. This can be accomplished by 
using a series rf choke followed by a shunt capacitor between the 
microwave circuit and the bias circuitry. The impedance of the rf choke 
will have to be large (>5002) 117] over the operating frequency range of 
the active inductor circuit yet still pass the de bias current. The 
function of the choke is to prevent high frequency signals in the 
microwave portion of the circuit from flowing into the bias circuitry and 
power supply. The impedance of the shunt capacitor will have to be small 
over the operating frequency range of the circuit to provide an ac short 
after the rf choke that will effectively bypass any loading effects from 
the power supply and bias circuitry. Fair-rite ferrite beads (ur =2500, 
PN# 2873002302) with four turns of 36 gauge insulated copper wire were 
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L 
0 ry-y-y"'\ I 0 c I 0 0 
Figure 4-7. Equivalent circuit for a short section of 
transmission line 
o 
Figure 4-8. Circuit node numbered for computer simulation 
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used for the rf chokes and Murata Erie 100pF chip capacitors were 
employed for the shunt capacitors. The bias decoupling networks and the 
coupling capacitors Cdc will limit the low frequency operation of the 
circuit. For a fixed q-point or an MMIC realization, biasing resistors 
could replace the rf chokes provided they have a large enough impedance 
at high frequency operation. The complete circuit diagram for the active 
inductor, including the decoupling networks and biasing circuitry is 
shown in Fig. 4-9. 
The biasing circuitry shown in Fig. 4-9 consists of 1/2 watt, 5% 
tolerance, carbon composition resistors and printed circuit board, single 
turn potentiometers. The function of the potentiometers is to adjust the 
q-points of the transistors to optimize circuit performance. The biasing 
resistor values for the fabricated active inductor circuit are listed in 
Table 4-1. Each bias location for the circuit is connected with a 
separate bias network in order to maintain maximum flexibility for the 
q-points and to investigate the ability to tune the circuit with bias. 
The equations that determine the q-point for the common emitter and 
common collector transistors are as follows: 
(4.4a) 
(4.4b) 
(4.5a) 
(4.5b) 
lIn ---7 
+ V 
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Figure 4-9. Active inductor circuit 
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Table 4-1. Biasing resistor values 
RESISTOR CE BJT CC BJT 
R 22kQ+100kQ POT 6.8kQ 
Rb 6.BkQ 100kQ POT 
Rc 1kQ POT 
Re 10kQ POT 
Cad Layout and Analysis 
Using AutoCAD, the next step was to create a layout for the microwave 
portion of the circuit and bias decoupling networks that optimizes 
circuit performance. This was done in tandem with computer simulations 
of the circuit in Fig. 4-B using the Libra microwave simulation package 
by EEsof [18). All Libra files used for simulations in this 
investigation are listed in Appendix B. The design process was to make a 
first attempt at a circuit layout using AutoCAD and then to simulate the 
resulting layout on Libra. From the computer simulation, circuit 
parameters may be adjusted to optimize performance and then incorporated 
back into the layout. The resulting layout is shown in Fig. 4-10. 
A Libra simulation for the same q-points and feedback network as the 
hybrid-n and S-parameter calculations is illustrated in Fig. 4-11. Low 
frequency predictions for the analysis methods are summarized in Table 
4-2. 
As expected, the analysis of the micros trip layout predicts that the 
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Table 4-2. Summary of the analysis results 
MODEL/EQUATIONS R(Q) L(nH) fr(GHz) 
Pole/zero (2.22) 4.05 6.81 
Hybrid-n (3.15),(3.16),(3.29) 4.47 9.47 2.32 
S-parameter (3.13) 8.62 8.50 2.15 
Libra 20.0 15.0 0.92 
inductance of the circuit will be larger than previously calculated and 
that the resonant frequency will decrease. The calculated resonant 
frequency is about 918MHz which is less than half the value of 2.15GHz 
predicted by the S-parameter calculation. The inductance of the circuit 
is predicted to be about 15nH, which is about twice as large as 
previously expected. The increase in the inductance does not solely 
account for the observed decrease of the resonant frequency which would 
suggest that the capacitance of the circuit has also increased. The low 
frequency roll-off evident in Fig. 4-11 is caused by the rf chokes and 
bypass capacitors and lower frequency operation could be obtained using 
decoupling circuits with better low frequency performance. As predicted 
by the S-parameter calculation, the Libra simulation shows that after 
resonance, the resistance of the circuit becomes negative and almost 
immediately flattens out to a value just less than zero. If this active 
inductor were to be used in another circuit, the net circuit would have 
to be designed to stabilize the active inductor after resonance. 
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Zin 
Figure 4-10. Active inductor circuit layout 
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CHAPTER 5. ACTIVE INDUCTOR PERFORMANCE 
Experimental Data 
Experimental data were taken on the fabricated micros trip active 
inductor circuit over a variety of q-points and feedback networks. The 
inductance and resistance values for the circuit were calculated from one 
port S-parameter data gathered by computer from an HP8753A network 
analyzer. The q-points, feedback network values, and performance of the 
circuits designed for flat inductance response are summarized in Table 
5-1. Plots of the experimental data are presented in Fig. 5-1 through 
Fig. 5-7. 
The data shown in Fig. 5-7 were measured from an active inductor 
circuit employing the same feedback network values used in the Libra 
simulation. The general shape of the resistance and inductance curves 
compares fairly well with the simulated results. As predicted, the 
resistance goes negative after resonance and flattens out to a value just 
less than zero and the decoupling networks cause the low frequency roll-
off. The resulting inductance of the circuit is about 22.2nH which is 
larger than the 15nH predicted by the simulation. Also, the measured 
resonant frequency of 690MHz is lower than the 918MHz that was originally 
predicted. The discrepancy between experiment and theory may be related 
to additional parasitics associated with the fabrication of the circuit 
such as solder joints, nicks in the copper conductors, or the use of only 
one emitter lead for the MRF901 transistors. The problem may also be in 
the Libra model itself. Phenomena such as rf coupling between closely 
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Table 5-1. Summary of the experimental results for the maximally 
flat active inductor designs 
FIGURE 5-1 5-2 5-3 5-4 5-5 5-6 5-7 
L(nH)a 29.1 22.9 18.9 16.4 14.1 7.0 22.2 
BV(MHz)b 560 700 745 795 910 1015 610 
fr(MHz)c 670 760 805 850 940 1054 690 
Qmax d 2.015 1.858 1.178 1.085 0.935 0.507 1.086 
Rmin(Q)e 8.1 9.2 16.0 16.6 16.7 25.9 20.0 
Rn (kQ) 1.0 1.0 1.0 1.0 3.3 3.3 3.3 
Rf2 (kQ) 0.51 1.0 1.0 1.0 2.7 2.7 2.7 
Cn (pF) 1.0 1.0 5.0 5.0 5.0 5.0 1.0 
Cf2(pF) 2.0 7.0 2.0 3.0 4.0 7.0 2.0 
Vce(V) 7.6 7.6 9.0 9.1 9.0 8.9 7.6 
ic(mA) 16.0 16.0 6.7 6.4 7.5 8.6 15.5 
Vec(V) -4.8 -4.7 -5.8 -5.8 -5.8 -5.9 -4.7 
ie(mA) 0.58 0.50 0.50 0.43 0.33 0.11 0.65 
aL(nH) = The maximum inductance. 
bBV(MHz) = The bandwidth measured from dc up to where the 
inductance has decreased to 0.707L(nH). 
cfr(MHz) = The resonant frequency. 
dO = The maximum quality factor attained max for BV(MHz). 
eR . (Q) = The resistance at 50MHz. mIn 
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60 
spaced conductors, and parasitics from the emitter lead to ground in the 
converted common collector S-parameters were not considered in the model. 
Circuits producing a flat inductance response with values ranging 
from 7nH to 29nH were realized by changing the feedback network values. 
It was found that by using smaller feedback resistors, the bandwidth of 
the circuit could be increased. For example, compare the results in Fig. 
5-2 to those in Fig. 5-7. The realized inductance is about 22nH in both 
cases however the bandwidth for the circuit using smaller feedback 
resistors has been improved by about 90MHz. If the feedback resistors 
are made too small, the assumption given by Eq. (2.10) of a high 
impedance feedback network will no longer hold and ripple will start to 
appear in the inductance response. This effect is starting to occur for 
the data shown in Figs. 5-4, 5-5, and 5-6. 
Tunability 
The inductance response of the active inductor circuit depends on the 
pole locations of the transistors and the impedance of the feedback 
network. Theoretically, the condition for a flat inductance response is 
given by Eq. (2.20), and the dependence of transistor pole locations on 
the q-point will therefore determine the ability to tune the circuit with 
bias. The location of the pole in the hybrid-n model is given by 
(5.1) 
Substituting Eqs. (3.19) and (3.26) into Eq. (5.1), the pole location may 
be expressed in terms of the collector current. 
61 
(5.2) 
Examining Eq. (5.2), at low bias current, the location of the pole has an 
approximate linear variation with i c ' and at large bias currents the pole 
location is practically independent of ic' Therefore, in order to be 
able to tune the circuit with bias, one or both of the transistors will 
have to be driven at low current levels. This is why the common 
collector BJT is driven at low current levels in the experimental data. 
The data shown in Fig. 5-8 are for the same circuit as Fig. 5-2, but 
the collector current for the common collector transistor was decreased 
by O.2mA. Note that the downward shift in the pole location causes the 
inductance response to be no longer flat, but decreasing with frequency. 
If the collector current is increased by 0.2mA, the pole location will be 
shifted upward and the inductance response will again no longer be flat, 
but the inductance will increase with frequency as shown in Fig. 5-9. In 
other words, if the impedance of the feedback network is large enough 
that the assumption given by Eq. (2.10) holds, then the active inductor 
circuit may be tuned with bias to achieve a flat inductance response. 
The active inductor circuits corresponding to the data plotted in Figs. 
5-1 through 5-7 were tuned in this manner. 
In certain situations, inductance responses like those shown in Figs. 
5-8 and 5-9 may be desirable. For example, if the collector current is 
increased even more, a fairly high-Q (low resistance) inductor may be 
realized at the cost of the inductance response not being flat. Such an 
example is illustrated in Fig. 5-10 where the inductance increases with 
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65 
frequency, but a quality factor of 9.17 is achieved at 400MHz. Even 
higher quality factors can be achieved over narrow bandwidths by the 
adjustment of the bias; however the circuit is capable of producing 
negative resistance, and caution must be exercised to maintain stability. 
If for one reason or another, the transistor q-points are fixed, the 
active inductor circuit may also be tuned by varying the feedback network 
elements. The feedback resistors could be varied electronically by 
realizing them with base-pinch type resistors or a FET device [9]. 
Similarly, realizing the feedback capacitors with reverse biased p-n 
junctions would result in electrically tunable capacitance. Tuning the 
circuit by varying the feedback element values should have a similar 
effect on circuit performance as varying the collector current because 
the poles of the feedback network will be shifted up or down. The tuning 
range, however, should be increased because varying Rf1 does not change 
Cfl* This was not the case for varying the collector current as seen in 
Eq. (5.2). Unfortunately, the increased tuning range has the tradeoff of 
additional biasing circuitry to drive the variable impedance devices. 
Comparison with Spiral Inductors 
The motivation for investigating microwave frequency active inductor 
circuits is to replace grounded spiral inductors in MMIC designs. To be 
useful for this application, the performance of the active circuit will 
have to compare favorably with that of spiral inductors. In the 
literature, such comparisons have been made by investigating the relative 
bandwidth, quality factor, and size between spiral and active inductor 
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circuits [6,7]. If the active inductor circuit can compare favorably 
with the spiral inductor in one or more of these areas, it may be useful 
in certain situations. 
The upper limit for the bandwidth of the active inductor circuit has 
been studied using the S-parameters for silicon bipolar junction 
transistors that have maximum unity gain frequencies of 4.5GHz and 
6.0GHz. Shown in Fig. 5-11 are plots of the simulated resonant frequency 
versus low frequency inductance for a typical spiral inductor and the 
active inductor circuits. The curves labeled "NE57800" and "MRF901" were 
generated by S-parameter simulations and the curve labeled "Measured" is 
a plot of the resonant frequency versus inductance data collected from 
the fabricated microstrip circuit. For the S-parameter simulations of 
the active inductor circuit, the resonant frequency increases as the 
inductance decreases until about f~/2, and then flattens out. The 
approximate upper limit for the bandwidth of the active inductor circuit 
is given by 
(5.3) 
This is the same result as that obtained by Hara et al. [6,7] for the FET 
active inductor circuit. For the devices considered, the spiral inductor 
has a broader bandwidth than the active inductor circuit. However, the 
resonant frequency of the active inductor increases as higher f~ devices 
are used to realize the circuit as illustrated by Fig. 5-11. Realizing 
the circuit with heterojunction bipolar transistors (HBTs) which have 
extrapolated unity gain frequencies greater than 60GHz [19], may result 
FR(GHz) 
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0.0 
o 5 
67 
• NE57800 
.. Spiral 
• MRF901 
• Measured 
. ~ 
~--.~----~.--------~ • 
10 15 
Inductance(nH) 
20 25 30 
Figure 5-11. Resonant frequency versus realized inductance 
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in a circuit with broader bandwidth than the spiral inductor. 
The S-parameter simulations indicate that the active inductor circuit 
is capable of a higher quality factor than spiral inductors at low 
frequencies. Figs. 5-12 and 5-13 can be used to compare active inductor 
versus spiral inductor performance. The simulated S-parameter data shown 
in Fig. 3-2 has been reproduced in Fig. 5-12 with an expanded scale. 
Fig. 5-13 illustrates inductance and resistance versus frequency data 
that was generated using the Libra rectangular spiral model with the 
parameters given in Appendix B. The active inductor circuit realizes the 
same inductance, within 1nH, as the spiral inductor up to a frequency of 
2.1GHz. Over this frequency range, the maximum resistance of the active 
inductor circuit is 92 and the maximum quality factor is 8.5 compared to 
a maximum resistance and Q of 12.62 and 3.5 respectively for the spiral. 
The low frequency resistance of a spiral inductor increases with 
inductance and, as can be seen by examining Figs. 5-1 through 5-7, the 
low frequency resistance of the active inductor circuit actually 
decreases with inductance. It appears that over its operating frequency 
range, the active inductor circuit is capable of better performance than 
the spiral inductor. 
The primary advantage of using an active inductor circuit in an MMIC 
would be the reduction of die area. To change the inductance of the 
circuit, normally one would vary the feedback elements. The die area 
taken up by the feedback elements would be small compared to that of the 
dc blocking.capacitors and the area of the active inductor circuit should 
essentially be independent of the realized inductance. A preliminary 
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calculation indicates that an integrated version of the fabricated active 
inductor circuit would require a die area of about 0.25mm2. Higher 
frequency designs would require even less die area because smaller 
blocking capacitors and transistors could be used. For spiral inductors, 
the required die area will increase with inductance as shown in Fig. 
5-14. The dots indicate spiral inductor areas reported in the literature 
[20,21,22,23,24]. Large area and small inductance would indicate a high 
Q design while small area and large inductance would be a design for 
maximum inductance. The solid line represents the predicted area of the 
integrated active inductor circuit. The dashed line is an approximate 
limit based on the literature data for the required die area to realize a 
given inductance. As is evident from this plot, for large inductances, 
the active inductor circuit will require less die area than the spiral. 
Power Handling Capability 
The fabricated active inductor was tested under high power conditions 
in order to determine the power handling capability of the circuit. At a 
frequency of 540MHz and a q-point of ic=10mA and Vce=10V, the input 
reflection coefficient 511 of the active inductor circuit compressed ldB 
at an incident power level of about 2dBm. The ldB gain compression point 
of the MRF90l transistor was measured to be about 4dBm at the same 
frequency and q-point. Thus, the active inductor circuit has a lower 
power handling capability than the devices used to construct it. From 
the topology of the active inductor circuit, it would appear that the 
common emitter transistor would go into compression before the common 
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collector device. The power handling capability of the circuit could 
then be improved by increasing the collector current of the common 
emitter transistor. Fortunately, increasing the collector current should 
not have a large effect on circuit performance because the common emitter 
transistor is normally biased at a q-point beyond which changing the 
collector current significantly moves the pole location. 
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CHAPTER 6. APPLICATION TO NARROVBAND AMPLIFIER DESIGN 
Amplifier Circuit Design 
In this section, a narrowband amplifier will be designed to 
demonstrate an application of the active inductor circuit. The center 
frequency of the amplifier will have to be less than the resonant 
frequency of the fabricated active inductor circuits and a center 
frequency of sOOMHz was selected. The block diagram of a narrowband 
amplifier is shown in Fig. 6-1. The S-parameters of the MRF901 
transistor at sOOMHz for a q-point of Vce=10V and ic=10mA as provided by 
the manufacturer [15] are listed below. 
511 = 0.45/-147° 
521 = 7.60/93° 
512 = 0.04/SP 
522 = 0.50/-28° 
The first step in the design process is to determine the stability of 
the device. The determinant of the S-parameter matrix and the stability 
factor have to be calculated [16]. 
(6.1) 
K = -------- = 0.966 (6.2) 
The magnitude of the determinant is less than one, however, the stability 
INPUT 
MATCHING 
NETWORK 
75 
OUTPUT 
MATCHING 
NETWORK 
Figure 6-1. Narrowband amplifier block diagram 
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factor K is not greater than unity, and the device is not unconditionally 
stable for all passive load impedances. The potential stability problem 
will require further attention in the computer simulation. 
The design of the amplifier will be simplified if the transistor can 
be considered to be unilateral (S12=0). The unilateral assumption will 
introduce some error into the predicted value of the transducer gain for 
the amplifier. The unilateral figure of merit will determine the worst 
case error introduced into the transducer gain under the unilateral 
approximation. 
u 
ISllll s 2111 s1211 s 221 
-------- = 0.144 
(1-ls1112)(1-ls2212) 
The error in the transducer gain will be given by 
2 6GT = 1/(1±U) = -.94dB, 1.05dB 
(6.3) 
(6.4) 
The error is small enough to justify the unilateral assumption for the 
purposes of this design and under the unilateral approximation the 
. transducer gain for the amplifier is equal to 
(1-lfsI2) IS2112(1-lfLI2) 
11-S11fSI211-s22fLI2 
The maximum transducer gain that the amplifier can produce under the 
unilateral approximation and a conjugate match is given by 
(6.5) 
(6.6) 
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To achieve maximum transducer gain, the matching networks need to 
present the input and output of the transistor with conjugate source and 
load impedances. In a Zo=50Q system, the required source and load 
impedances may be calculated from the S-parameters with the following 
equations: 
20.4+j12.5 Q (6.7a) 
l02.2+j64.0 Q (6.7b) 
Impedance matching networks need to be designed to present the 
impedances given by Eqs. (6.6a) and (6.6b) to the input and output of the 
transistor respectively. These impedance matching networks will also 
have to be realized with grounded inductors if this active inductor 
circuit is to be used. The input and output impedance matching networks 
will be of the form shown in Fig. 6-2. 
Figure 6-2. Amplifier impedance matching network 
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The input matching network reactance and susceptance values are given by 
the following relations: 
x = Xs ± RS(Zo/RS - 1)1/2 = 37.12, -12.12 
B = ±(1/Zo)(Zo/RS - 1)1/2 = ±0.0241S 
Choosing the negative values, at 500MHz the network elements are 
x = -12.22 * C = 26.4pF 
B = -0.0241S * L = 11.8nH 
(6.8a) 
(6.8b) 
The output matching network reactance and susceptance values are given by 
x = ±[Zo/GL(l - ZoGL)]1/2 = ±67.92 
B = BL ± [GL/Zo(l - ZoGL)]1/2 = 0.00515S, -0.0140S 
where 
GL + jBL = YL = 1/ZL = 0.0070-jO.0044 S 
(6.9a) 
(6.9b) 
(6.10) 
Again choosing the negative values, the network elements at 500MHz are 
x = -67.92 * C = 1.6pF 
B = -0.0140S * L = 22.8nH 
The amplifier circuit design without biasing and decoupling networks is 
shown in Fig. 6-3. This circuit will represent a starting point for CAD 
analysis by substituting in the active inductor circuit models. 
79 
son 26.4pF 1.6pF 
1l.8nH 22.8nH son 
Figure 6-3. Narrowband amplifier design 
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CAD Layout and Analysis 
A layout for the microwave portion of the amplifier circuit was 
developed with AutoCAD using the topology given by Fig. 6-3, and the 
result is shown in Fig. 6-4. The design was generated by adding two of 
the active inductor layouts from Fig. 4-10 to an amplifier transistor and 
bias networks. The circuit was then simulated with Libra, and the 
feedback elements were optimized to impedance match the input and output 
of the device at 500MHz. The Libra file for the simulation is listed in 
Appendix B. The optimized circuit diagram for the amplifier including 
the biasing and decoupling networks appears in Fig. 6-5. The biasing 
networks were constructed on a separate board with components similar to 
those used for the fabricated active inductor circuit. The 1002 current 
sensing resistors were added so that the q-points of the transistors 
could be experimentally determined, and microstrip launch 502 SMA coaxial 
connectors were employed at port 1 and 2 of the circuit to insure a good 
rf connection to the network analyzer. 
Experimental Data 
S-parameter data were gathered by computer on the fabricated 
amplifier circuit with an HP8753A network analyzer. The decibel 
magnitude of the measured and simulated S-parameters for the amplifier 
circuit appear in Figs. 6-6 through 6-9. The agreement between 
measurement and theory appears to be quite good. The amplifier also 
remained stable for both the measured data and the simulation, however, 
stability could still present a problem for other circuit designs. The 
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PORT 2 
PORT 1 
Figure 6-4. Narrowband amplifier layout 
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Figure 6-7. Measured and simulated transducer gain data 
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measured and simulated results are summarized in Table 6-1 and the 
transistor q-points are given in Table 6-2. 
Table 6-1. Summary of the results 
PARAMETER SIMULATED MEASURED 
CENTER FREQUENCY 500MHz 528MHz 
TRANSDUCER GAIN 12.3dB 18.8dB 
INPUT RETURN LOSS -15.0dB -9.8dB 
OUTPUT RETURN LOSS -16.8dB -13.4dB 
REVERSE ISOLATION -29.9dB -22.0dB 
% BANDYIDTH (ldB) 43.5% 21.6% 
1dB COMPRESSION 2.7dBm 
Table 6-2. Amplifier transistor q-points 
IV INPUT INDUCTOR OUTPUT INDUCTOR AMPLIFIER 
Vce(V) 9.7 8.0 8.0 
ic(mA) 5.1 12.1 10.2 
Vec(V) -3.8 -1.6 
ie(mA) 10.8 3.2 
The largest discrepancy between experiment and theory is for the 
transducer gain where the measured result is 6.5dB greater than 
predicted. A possible reason for this is that the active inductors were 
tuned with bias to a high Q mode to optimize circuit performance and the 
B6 
lower series resistance increased the transducer gain. Vhen tuned to the 
high Q mode, the active inductor circuit no longer realizes flat 
inductance which perhaps explains the lower fractional bandwidth for the 
fabricated amplifier. The measured transducer gain of lB.8dB does 
however agree quite well with the maximum attainable value 19.8dB 
predicted by Eq. (6.6). 
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CHAPTER 7. SUMMARY AND RECOMMENDATIONS 
The synthesis, analysis, and fabrication of a broadband microwave 
active inductor circuit utilizing BJTs has been presented and applied in 
a narrowband amplifier design. The operating principle was to realize 
inductance by impedance gyration using a CC-CE pair with the parasitic 
capacitance between the base and emitter of the CE transistor as the 
load. A feedback network consisting of two parallel RC networks in 
series was synthesized to produce a flat inductance versus frequency 
response by compensating for the n-model elements of the transistors. 
Hybrid-n and S-parameter simulations of the circuit predicted a maximum 
bandwidth of about f~/2. 
Microstrip circuits were fabricated employing Motorola MRF901 BJTs, 
and flat inductance responses were measured for inductance values ranging 
from 7nH to 29nH. The resonant frequencies of the fabricated circuits 
were 670MHz to 10S0MHz. A 500MHz narrowband amplifier was designed 
employing the active inductor circuit as part of the impedance matching 
networks. The amplifier produced a transducer gain of 18.8dB and a 1dB 
fractional bandwidth of 21.6%. 
A potential problem for the active inductor circuit is instability. 
Negative resistance after resonance occurs in both the S-parameter 
simulations and measured data for the active inductor circuits which 
employ packaged transistors. However, negative resistance does not occur 
for S-parameter simulations using transistors whose S-parameters where 
measured directly off the wafer. This would seem to suggest that the 
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instability is a result of packaging parasitics and that it would not be 
a problem for an integrated circuit realization. Nevertheless, the 
potential stability problem requires further investigation. 
Another recommendation for future work would be to fabricate an 
integrated version of the circuit and incorporate it into an MMIC design. 
Since the coupling capacitors take up relatively large amounts of die 
area, realizing the circuit with a CC-CE Darlington circuit where the CC 
transistor is biased through the feedback network may be worth studying. 
However, for a Darlington arrangement, the collector of the CC transistor 
would have to be rf grounded with a bypass capacitor. Yhen the stability 
problems are resolved, an integrated version of the active inductor 
circuit should have many applications in MMICs utilizing bipolar junction 
transistors. 
89 
BIBLIOGRAPHY 
1. Chen, W. K. Passive and Active Filters, Theory and Implementations. 
New York: John Wiley & Sons, 1986. 
2. Schaumann, R., Ghausi, M. S., and Laker, K. Design of Analog 
Filters, Passive, Active RC, and Switched Capacitor. Englewood 
Cliffs, New Jersey: Prentice Hall Inc., 1990. 
3. Choma, J. "Output Inductance of an Emitter Follower." lEE Journal 
of Electronic Circuits and Systems 3, No.4 (July, 1979), 162-164. 
4. Choma, J. "Actively Peaked Broadbanded Monolithic Amplifier." lEE 
Proceedings 127, No.2 (April, 1980), 61-66. 
5. Choma, J., and Cosand, A. E. "A Broad-Banded Integrated Common-
Collector Common-Base Differential Quartet." IEEE Journal of Solid-
State Circuits SC-16, No.2 (April, 1981), 86-93. 
6. Hara, S., Tokumitsu, T., Tanaka, T., and Aikawa, M. "Broad-Band 
Monolithic Microwave Active Inductor and its Application to 
Miniaturized Wide-Band Amplifiers." IEEE Transactions on Microwave 
Theory and Techniques MTT-36, No. 12 (December, 1988), 1920-1924. 
7. Hara, S., Tokumitsu, T., and Aikawa, M. "Lossless Broad-Band 
Monolithic Microwave Active Inductors." IEEE Transactions on 
Microwave Theory and Techniques MTT-37, No. 12 (December, 1989), 
1979-1984. 
8. Ghausi, M. S. Electronic Circuits. New York: Van Nostrand 
Reinhold Company, 1971. 
9. Burns, S. G., and Bond P. R. Principles of Electronic Circuits. 
New York: West Publishing Company, 1987. 
10. Gonzalez, G. Microwave Transistor Amplifiers, Analysis and Design. 
Englewood Cliffs, New Jersey: Prentice Hall Inc., 1984. 
11. NEC Microwave and RF Semiconductors data book. California Eastern 
Laboratories, Santa Clara, California, 1989. 
12. Reinhard, D. K. Introduction to Integrated Circuit Engineering. 
Boston: Houghton Mifflin Company, 1987. 
13. Sze, S. M. Physics of Semiconductor devices. New York: John Wiley 
& Sons, 1981. 
90 
14. Kirk, C. T. "A Theory of Transistor Cutoff Frequency (f1:) Fall-Off 
at High Current Density." IEEE Transactions on Electron Devices 
ED-9, (1962), 164. 
15. Motorola Small-Signal Transistor Data. Motorola, Phoenix, Arizona, 
1983. 
16. Pozar, D. M. Microwave Engineering. New York: Addison-Wesley 
Publishing Company, 1990. 
17. Vendelin, G. D., Pavio, A. M., and Rhode, U. L. Microwave Circuit 
Design Using Linear and Nonlinear Techniques. New York: John Wiley 
& Sons, 1990. 
18. TOUCHTONE & LIBRA Reference Manual Version 2.0. EEsof Inc., 
Westlake Village, California, July 1989. 
19. Rodwell, R., Jensen, J. F., Stanchina, W. E., Metzger, D. B., 
Rensch, D. B., Pierce, M. W., Kargodorian, T. V., and Allen, Y. K. 
"33 Ghz Monolithic Cascode AlInAs/GaInAs Heterojunction Bipolar 
Transistor Feedback Amplifier." IEEE Proceedings of the 1990 
Bipolar Circuits and Technology Meeting, 252-255. 
20. Caulton, M., and Poole, V. 
Ampli tiers. " Electronics 
"Designing Lumped Elements in Microwave 
42, No.8 (April, 1969), 100-110. 
21. Krafcsik, D. M., and Dawson, D. E. "A Closed Form Expression for 
representing the Distributed Nature of the Spiral Inductor." IEEE 
1986 Microwave and Millimeter Wave Monolithic Circuits Symposium;-
87-91. 
22. Nguyen, N. N., and Meyer, R. G. "Si IC-Compatible Inductors and LC 
Passive Filters." IEEE Journal of Solid-State Circuits SC-25, 
No.4 (August 1990), 1028-1031. 
23. Parisot, M., Archambault, Y., Pavlidis, D., and Magarshack, J. 
"Highly Accurate Design of Spiral Inductors for MMIC's with Small 
Size and High Cut-Off Frequency Characteristics." IEEE 1984 
Microwave and Millimeter Wave Monolithic Circuits Symposium, 91-95. 
24. Bahl, I., and Bhartia, P. Microwave Solid State Circuit Design. 
New York: John Wiley & Sons, 1988. 
91 
ACKNOVLEDGEKENTS 
This work was supported by the Department of Electrical and Computer 
Engineering, Iowa State University and by a Department of Education 
fellowship. I would like to thank the Iowa State University 
Microelectronics Research Center and staff for the use of equipment and 
fabrication facilities, and for assistance during the course of this 
work. I would like to express gratitude to my major professor Dr. Robert 
J. Weber for his guidance throughout the progress of this investigation 
and for proofreading the final draft of this thesis. I am indebted to 
Dr. Hsung-Cheng Hsieh and Dr. Stuart A. Nelson for serving on my 
committee. I would also like to thank Dave Schmidt for technical 
assistance during the fabrication of the circuits and Dr. Gary Tuttle for 
suggestions regarding the preparation of the figures. A very special 
thanks goes to my parents William and Holly Campbell and to my wife Angie 
for boundless support, encouragement, and proofreading assistance. 
92 
APPENDIX A: MOTOROLA HRF901 DATA 
HRF901 Data Sheet 
MAXIMUM RATINGS 
Rating Symbol V.lue 
Collector-Emitter Voltage VCEO IS 
Collector-Base Voltage VCBO 25 
Emitter-Base Voltage VEBO 3.0 
Collector Current - Continuous IC 30 
Total Device Dissipation @ TC ~ 2S'C Po 0.375 
Derate above 25'C 3.3 
Storage Temperature Tstg ISO 
THERMAL CHARACTERISTICS 
Thermal Resistance. Junction to Ambient 
ELECTRICAL CHARACTERISTICS (T A - 2S'C unless otherwise noted.1 
OFF CHARACTERISTICS 
Collector-Emitter Breakdown Voltage 
(lc = 1.0 mAde. Ie - 01 
Collector-Base Breakdown Voltage 
(lC = 0.1 mAde. IE = 0) 
Emitter-Base Breakdown Voltage 
(Ie = 0.1 mAde. Ie = 0) 
Collector Cutoff Current 
(VCB ~ IS Vde. IE - 01 
ON CHARACTERISTICS 
DC Current Gain 
(lC = 5.0 mAde. VCE = 5.0 We) 
SMALL SIGNAL CHARACTERISTICS 
Current-Gain - Bandwidth Product 
(lC = 15 mAde. Vce = 10 Vde. f = 1.0 GHz) 
Collector-Base Capacitance 
(VCB = 10 Vde. IE = O. f = 1.0 MHz) 
Noise Figure 
(lC - 5.0 mAde. VeE - 6.0 Vde. f = 1.0 GHzl 
FUNCTlONAL TEST (RGURE II 
Common-Emmer Amplifier Power Gain 
(VCC = 6.0 Vdc.le = 5.0 rnA. f = 1.0 GHz) 
Third Order Intercept 
(lC = 5.0 mAde. Vce - 6.0 Vde. f = 0.9 GHz) 
Unit 
Vde 
Vde 
Vde 
mAde 
Watt 
MRF901 
CASE 317·01, STYLE 2 
HIGH FREQUENCY TRANSISTOR 
NPNSIUCON 
mWrC 
·C 
Symbol Min Typ Unh 
V\BRICEO IS - - Vde 
V(BRICBO 25 - - Vde 
V(BR)EBO 2.0 - - Vde 
I ICBO - - 50 nAde 
IT - 4.5 - GHz 
Ceb - 0.4 1.0 pF 
NF 
- 2.0 2.5 dB 
Gpe 10 12 
-
dB 
- +23 - dBm 
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Packaging Information 
CASE 317-01 
r L /1 1. 
4 2 + 
\...:s 1 
1 1 
1 
STYLE 1: 
PIN 1. DRAIN 
2. SOURCE 
3. GATE t 
4. GATE 2 
STYLE 2: 
PIN 1. COLLECTOR 
2. EMITTER 
3. BAse 
4. EMmER 
MILLIMETERS 
DIM MIN MAX 
A 4.44 
C 1.90 
o 0.84 
F 0.20 
G 0.76 
K 1.24 
l 10.54 
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Data Sheet S-parameters 
FREQUENCY IMHz' 200 500 1000 11500 2000 
Vee IC 15,,1 l..tl> IS" I l..tl> 15111 I..~ IS"I I..~ 15,11 l..tl> 
UlmA .ll3 -54 .liS -11O .61 -153 .62 +111 .65 +157 
2.5 .12 -74 .51 -132 .56 -171 .58 +165 .61 +148 
5.0 .63 -98 .55 -151 .55 +114 .58 +154 .60 +1.0 1 Volt 10 .55 -130 .55 -170 .56 +164 .59 +148 .61 +135 
15 .55 -147 .56 -178 .58 +160 .62 +145 .63 +133 
20 .58 -165 .60 +174 .62 +158 .65 +144 .61 +132 
1.0 .85 -48 .68 -100 .61 -149 .62 +118 .65 +156 
2.5 .75 -63 .58 -121 .53 -169 .56 +164 .59 +1<16 
5.0 .64 -82 .52 -139 .51 +177 .54 +156 .57 +139 3VoIII 10 .53 -112 .48 -160 .51 +167 .54 +149 .56 +134 
15 .49 -126 .48 -168 .52 +162 .55 +145 .57 +132 
20 .48 -137 .49 -173 .53 +160 .56 +145 .58 +131 
1.0 .87 -45 .11 -94 .60 -148 .60 +179 .63 +156 
2.5 .77 -58 .60 -114 .52 -164 .55 +168 .57 +148 
5.0 .66 -75 .52 -132 .48 -177 .52 +159 .54 +142 6Vo/IS 10 .53 -101 .46 -151 .47 +171 .50 +152 .53 +137 
15 .47 -115 .45 -162 .4? "66 .51 +148 .53 +135 
20 .46 -125 .45 -167 .48 +163 .52 +147 .54 +134 
1.0 .88 -43 .12 -91 .60 -145 .60 -178 .63 +158 
2.5 .79 -55 .60 -109 .52 -160 .54 +170 .57 +150 
5.0 .68 -70 .50 -130 .47 -175 .50 +160 .53 +143 
'0 Volts 10 .55 -93 .45 -147 .45 +173 .48 +154 .52 +138 
15 .SO -107 .43 -158 .44 +168 .49 +151 .52 +136 
20 .47 -116 .43 -163 .45 +166 .49 +ISO .52 +136 
FREQUENCYIMHII 200 500 1000 1500 2000 
Vce IC ISZl l 1..41 I S:z1 1 1..<1> 1521 r 1..1/> 1521 1 I..¢ I S:z1 r l..tl> 
I.OmA 4.2 +1.0 2.7 +104 1.4 +13 .96 +52 .77 +39 
2.5 7.2 +130 3.9 +98 2.1 +73 1.4 +55 1.1 +42 
5.0 9.9 tt21 4.8 +92 2.6 +72 loB +57 1.4 +44 1 Volt 10 12.0 +109 5.2 +87 2.8 +70 1.9 +57 1.5 +44 
15 11.4 +103 4.9 +84 2.7 +68 1.8 +55 1.4 +42 
20 6.3 +96 2.6 +81 1.9 +65 1.3 +52 1.0 +41 
1.0 4.5 +144 3.0 +110 1.5 +78 1.0 +56 .82 +43 
2.5 7.8 +136 4.5 +103 2.5 +76 1.7 +58 1.3 +45 
5.0 11.2 +127 5.7 +97 3.0 +74 2.0 +58 1.6 +45 3 Volts 10 14.9 +116 6.B +91 3.4 +72 2.3 +58 1.8 +45 
IS 16 +111 7.0 +88 3.6 +70 2.4 +57 1.8 +45 
20 16.4 +108 7.0 +87 3.5 +69 2.4 +56 1.8 +44 
1.0 4.5 +146 3.1 +113 1.8 +81 1.2 +60 
.96 +<16 
2.5 7.8 +139 4.8 +106 2.7 +78 1.8 +60 1.4 +<16 
5.0 11.6 +130 6.2 +99 3.3 +75 2.2 +60 1.7 +47 6VDIts 10 15.9 +120 7.5 +92 3.8 +73 2.5 "59 1.9 +47 
15 17.2 +114 7.7 +90 4.0 +71 2.6 +58 7.0 +<16 
20 17.7 +110 7.8 +68 4.0 "70 2.6 +57 2.0 +45 
1.0 4.5 +147 3.2 ""4 I.B +82 1.2 +61 .96 +47 
2.5 7.8 +140 4.9 +107 7.7 +79 1.8 +61 1.4 +47 
5.0 11.7 +132 6.4 +100 3.5 +75 2.3 +60 I.B +48 10 Volts 10 15.9 +121 7.6 +93 4.0 +73 2.6 +58 2.0 +47 
15 17.4 +115 8.0 +90 4.0 +71 2.7 +57 2.0 +46 
20 17.8 +11. 1\.0 +88 4.0 no 2.6 +56 2.0 +45 
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FREQUENCY (MHz' 200 IICIO 1lIII0 ll1C1O 200D 
V= Ie 15121 ~ 15,21 U 1512' U 15 ,21 ~ 15121 ~ 
1.0mA .09 +57 .14 +32 .15 +17 .15 +13 .13 +21 
2.5 .08 +49 .10 +32 .12 +27 .13 +32 .14 +40 
1 Volt 5.0 .08 +43 .08 +35 .10 +42 .13 +<18 .16 +51 10 .05 +42 .06 +45 .09 +54 .13 +57 .17 +57 
15 .04 +43 .06 +50 .09 +60 .13 +60 .18 +60 
20 .03 +41 .05 +55 .09 +63 .14 +64 .18 +62 
1.0 .06 +61 .10 +37 .13 +21 .12 +20 .10 +31 
2.5 .06 +57 .08 +36 .09 +33 '.10 +40 .12 +49 
3V_ 5.0 .05 +51 .07 +39 .08 +45 .11 +52 .14 +56 10 .04 +49 .05 +49 .OS +56 .11 +61 .15 +61 
15 .03 +49 .05 +55 .08 +62 .12 +64 .15 +64 
20 .03 +52 .04 +59 .OS +65 .12 +65 .15 +65 
1.0 .05 +63 .09 +40 .10 +26 .09 +29 .09 +43 
2.5 .05 +59 .07 +39 .08 +37 .09 +45 .11 +55 
IV_ 5.0 .04 +55 .05 +42 .07 +48 .09 +56 .12 +62 10 .03 +50 .04 +51 .07 +58 .10 +64 .13 +66 
15 .02 +53 .04 +55 .07 +64 .10 +67 .13 +68 
20 .03 +54 .04 +60 .07 +66 .10 +69 .13 +69 
1.0 .05 +65 .OS +41 .09 +28 .08 +32 .08 +48 
2.5 .04 +59 .06 +42 .07 +38 .08 +<18 .09 +59 
l0V_ 5.0 .03 +57 .05 +44 .07 +51 .08 +60 .11 +65 10 .03 +54 .04 +51 .08 +60 .09 +66 .12 +69 
15 .03 +52 .04 +55 .06 +64 .09 +68 .12 +70 
20 .02 +54 .03 +59 .08 +66 .09 +69 .12 +71 
FREQUENCY (MHz' 200 500 1lIII0 ll1C1O 2000 
Vee Ie I~I ~ I~I ~ 1522 1 1..$ 15221 I..~ 15221 I..~ 
I.OmA .88 -23 .66 -41 .57 -56 .54 -76 .53 -96 
2.5 .76 -34 .48 -50 .40 -61 .37 -78 .37 -98 
5.0 .61 45 .34 -58 .25 -67 .23 -84 .24 -103 
1 Volt 10 .42 -60 .20 -70 .15 -75 .14 -95 .16 -115 
15 .31 -67 .15 -77 .11 -a3 .11 -105 .14 -125 
20 .18 -72 .09 -82 .10 -92 .12 -119 .16 -140 
1.0 .91 -18 .75 -32 .68 -47 .62 -65 .60 -82 
2.5 .83 -25 .60 -38 .47 -50 .44 -64 .43 -81 
5.0 .72 -32 .47 -41 .36 -50 .34 -64 .33 -80 
3VoIts 10 .56 -'0 .34 -42 .27 -49 .25 -62 .25 -78 
15 .48 -43 .30 -41 .23 -46 .21 -60 .22 -76 
20 .43 -43 .27 -39 .22 -44 .21 -58 .22 -75 
1.0 .93 -15 .79 -27 .68 -42 .65 -57 .63 -74 
2.5 .87 -20 .67 -31 .55 -42 .52 -56 .51 -71 
5.0 .77 -26 .55 -34 '~45 -41 .43 -53 .42 -68 
IVoits 10 .83 -32 .43 -33 .37 -38 .36 -50 .35 -64 
15 .57 -33 .40 -31 .35 -35 .34 -47 .33 -62 
20 .53 -33 .38 -29 .34 -34 .33 -46 .33 -61 
1.0 .94 -13 .82 -25 .73 -38 .69 -53 1>7 -69 
2.5 .89 -18 .70 -28 .60 -38 .57 -51 .56 -66 
5.0 .81 -23 .60 -29 .50 -37 .48 -48 .47 -61 10V_ 10 .68 -27 .50 -28 .44 -34 .43 -45 .42 -58 
15 .62 -28 .47 -26 .43 -30 .42 -42 .42 -56 
20 .59 -27 .46 -24 .43 -30 .42 -42 .42 -56 
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APPENDIX B: LIBRA SIMULATION FILES 
Hicrostrip Active Inductor Simulation 
dim 
freq ghz 
res oh 
ind nh 
cap pf 
lng mil 
ckt 
Rf choke model (4 turn, 36 AVG, mu=2500 ferrite bead) 
res 1 2 r=30 
prlc 2 3 r=990 1=27600 c=0.36 
def2p 1 3 choke 
Active inductor circuit 
msub 
tlinp 
mlin 
s2pa 
mlin 
via 
mlin 
choke 
srie 
mlin 
sric 
ehoke 
srle 
mlin 
mlin 
s2pb 
mlin 
via 
mlin 
ehoke 
srle 
mlin 
srlc 
tfr 
mlin 
srle 
tfr 
mlln 
er=2.35 h=30 t=1.4 rho=O rgh=O ! Rogers duroid substrate 
1 2 z=50 1=250 k=2.54 a=O £=0 ! SMA connector model 
2 3 w=90 1=200 
4 3 5 mrfl0 10 I MRF901 S-parameter file(Vce=10V, ic=10mA) 
5 6 w=lBO 1;100 
6 0 d1=25 d2=25 h=30 t=10 w=120 ! Hole to ground 
4 7 w=90 1=90 
7 8 
8 9 r=0.14 1=1.0 c=100 Chip capacitor model 
9 6 w=180 1=100 
7 10 r=0.14 1=1.0 c=100 
10 11 
11 12 r=0.14 1=1.0 c=100 
12 6 w=lBO 1=100 
10 13 w=90 1=90 
16 14 13 mrf5 2 I MRF901 S-parameter file(Vce=5V, ic=2mA) 
14 15 w=180 1;100 
15 0 dl=25 d2=25 h=30 t=10 w=120 
16 17 w=120 1=70 
17 18 
18 19 r=0.14 1=1.0 c=100 
19 15 w=180 1=100 
17 20 r=0.14 1=1.0 c=2 ! Cf2 
17 20 w=50 1=100 rs=1430 f=O Rf2: Chip resistor model 
20 21 w=120 1=70 
21 22 r=0.14 1=1.0 c=l efl 
21 22 w=50 1=100 rs=1680 f=O Rf2 
22 23 w=120 1=70 
sr1c 23 2 r=0.14 1=1.0 c=100 
deflp 1 coil 
freq 
sweep 0.05 2.0 0.00975 
out 
coil sll 
coil zll 
End of file 
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Rectangular Spiral Inductor Simulation 
dim 
freq ghz 
res oh 
ind nh 
cap pf 
lng mil 
ckt 
msub 
tand 
mrind 
deflp 
er=11.8 h=20 t=0.02 rho=l rgh=O 
tand=0.004 
1 0 n=3 11=12 12=12 w=0.4 s=0.4 w1=0.5 w2=0.5 
1 rect 
freq 
sweep 0.1 3.0 0.1 
out 
rect sll 
rect zll 
End of file 
dim 
freq ghz 
res oh 
ind nh 
cap pf 
lng mil 
ckt 
Hicrostrip Narrowband Amplifier Simulation 
! Rf choke model (4 turn, 36 AYG, mu=2500 ferrite bead) 
98 
res 1 2 r=30 
pr1c 2 3 r=990 1=27600 c=0.36 
def2p 1 3 choke 
Active inductor circuit at input 
msub 
mHn 
s2pa 
mHn 
via 
mHn 
choke 
sr1c 
mHn 
sr1c 
choke 
sr1c 
mHn 
mHn 
s2pb 
mHn 
via 
mHn 
choke 
srlc 
mHn 
srlc 
tfr 
mHn 
srlc 
tfr 
mHn 
srlc 
def2p 
er=2.35 h=30 t=1.4 rho=O rgh=O ! Rogers duroid substrate 
1 3 w=90 1=250 
4 3 5 mrf10 6 I MRF901 S-parameter fi1e(Vce=10V, ic=6mA) 
5 6 w=180 1:100 
6 0 d1=25 d2=25 h=30 t=10 w=120 ! Hole to ground 
4 7 w=90 1=90 
7 8 
8 9 r=0.14 1=1.0 c=100 I Chip capacitor model 
9 6 w=180 1=100 
7 10 r=0.14 1=1.0 c=100 
1011 
11 12 r=0.14 1=1.0 c=100 
12 6 w=180 1=100 
10 13 w=90 . 1=90 
16 14 13 mrf5 10 I MRF901 S-parameter fi1e(Vce=5V, ic=10mA) 
14 15 w=180 1:100 
15 0 d1=25 d2=25 h=30 t=10 w=120 
16 17 w=120 1=70 
17 18 
18 19 r=0.14 1=1.0 c=100 
19 15 w=180 1=100 
17 20 r=0.14 1=1.0 c=2 ! Cf2 
17 20 w=50 1=100 rs=500 f=O Rf2: Chip resistor model 
20 21 w=120 1=100 
21 22 r=0.14 1=1.0 c=1 ! Cf1 
21 22 w=50 1=100 rs=500 f=O Rf2 
22 23 w=120 1=70 
23 3 r=0.14 1=1.0 c=22 
3 1 incoi1 
Active inductor circuit at output 
msub er=2.35 h=30 t=1.4 rho=O rgh=O ! Rogers duroid substrate 
mHn 1 3 w=90 1=250 
s2pc 4 3 5 mrflO 10 MRF901 S-parameter fi1e(Vce=10V, ic=10mA) 
mHn 5 6 w=180 1:100 
via 6 0 d1=25 d2=25 h=30 t=10 w=120 ! Hole to ground 
mHn 4 7 w=90 1=90 
choke 7 8 
srlc 8 9 r=0.14 1=1.0 c=100 Chip capacitor model 
mHn 9 6 w=180 1=100 
sr1c 7 10 r=0.14 1=1.0 c=100 
choke 10 11 
srlc 11 12 r=0.14 1=1.0 c=100 
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mHn 12 6 w=180 1=100 
mHn 10 13 w=90 1=90 
s2pd 16 14 13 mrf2 4 ! MRF901 S-parameter file(Vce=2V, ic=4mA) 
1:;100 mlin 14 15 w=180 
via 15 0 dl=25 d2=25 h=30 t=10 w=120 
mHn 16 17 w=120 1=70 
choke 17 18 
srlc 18 19 r=0.14 1=1.0 c=100 
mHn 19 15 w=180 1=100 
srlc 17 20 r=0.14 1=1.0 c=1 ! ef2 
tfr 17 20 w=50 1=100 rs=500 f=O Rf2: Chip resistor model 
mHn 20 21 w=120 1=100 
srlc 21 22 r=0.14 1=1.0 c=1 ! en 
tfr 21 22 w=50 1=100 rs=500 £=0 R£2 
mHn 22 23 w=120 1=70 
srlc 23 3 r=0.14 1=1.0 c=22 
def2p 1 3 outcoil 
Amplifier circuit 
msub er=2.35 h=30 t=1.4 rho=O rgh=O ! Rogers duroid substrate 
mlin 1 2 w=90 1=1000 
incoil 2 3 
srlc 3 4 r=0.14 1=1.0 c=10 
ehoke 4 5 
srie 5 6 r=0.14 1=1.0 c=100 
mlin 6 7 w=180 1=100 
via 7 0 d1=25 d2=25 h=30 t=10 w=120 
mlin 4 8 w=90 1=100 
s2pe 8 9 10 mrf10 10 MRF901 S-parameter file(Vce=10V, ie=10mA) 
mlin 10 7 w=180 1;100 
choke 9 12 
srle 12 13 r=0.14 1=1.0 c=100 
mlin 13 7 w=180 1=100 
outcoil 9 11 
srle 11 14 r=0.14 1=1.0 c=7 
mlin 14 15 w=90 1=1000 
def2p 1 15 amp 
freq 
sweep 0.05 2.0 0.025 
out 
amp db[sll] 
amp db[s21] 
amp db[s12] 
amp db[s22] 
End of file 
